Braceras, G. et al, "A 200 Mhz internal/66Mhz external 64kB embedded virtual three-port cache sram, " ISSCC digest of technical papers,1994, pp. 262-263.
Proposed Catalog Course Description This course covers practical and theoretical aspects necessary to design high-speed and energy efficient digital systems. Emphasis is on design implementation for reconfigurable architectures such as FPGA and non programmable ASIC fabrics and test real systems on an FPGA development board. Topics such as architectures,… (More)