Tim Garverick

Learn More
The National Adaptive Processing Architecture (NAPA) is a major effort to integrate the resources needed to develop teraops class computing systems based on the principles of adaptive computing. The primary goals for this effort include: (1) the development of an example NAPA component which achieves an order of magnitude cost/performance improvement(More)
Partial reconnguration is the ability of certain Field Programmable Gate Arrays (FPGAs) to reconngure only selected portions of their programmable hardware while other portions continue to operate undisturbed. The RRANN2 system, described in this thesis, was developed and built by the author speciically to demonstrate that partial reconnguration can(More)
The panelists focus first on the possibility, likelihood or inevitability of combinations of pro-grammable logic, microprocessors and ASICs in a single chip and then address the following issues: • Will they be as general as possible or application specific? • Will all three types of logic be involved or perhaps only two? • How much of the die area should(More)
  • 1