Sorry, we do not have enough data to show an influence graph for this author.
- Full text PDF available (0)
Journals and Conferences
A 1056 times 32 bit partial parallel folding multiplier for security chip based on 0.25mum CMOS technology is proposed in this paper, of 200MHz working frequency. The multiplier is composed of two 572 times 32 bit partial parallel multipliers with reconfigurable data path between them, and this folding architecture can be divided in two for 544 times 544… (More)