Thomas J. Grebinski

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Sorry, we do not have enough data to show an influence graph for this author.
Learn More
Protecting proprietary design-file data is a major processing time and provides a significant advantage in interest of manufacturers, but traditional VLSI layout file file-size reduction over total encryption. formats have not allowed for this capability short of encrypting an entirefile. We demonstrate a method with 2. Background which the new OASIS P39(More)
The need for a standardized library of test cases and VLSI layouts has become increasingly important as the EDA industry matures into the nanometer regime. No such library has ever been developed due to the intimidating scope of such an undertaking, and intellectual property (IP) concerns of potential contributors. In this paper we present a new database of(More)
  • 1