Tetsunari Yokokawa

Learn More
We have developed a high performance and programmable LDPC decoder VLSI for decoding structured LDPC codes. In this paper, the architecture of the decoder and the structured parity check matrices are described along with the quantization method. We adopt floating point (FP) quantization method in check node processors so as to shrink down the complexity of(More)
  • 1