Tejas M. Bhatt

Learn More
Several semi-parallel decoding architectures have been explored by researchers for the quasi-cyclic low density parity check (LDPC) codes. In these architectures, the re-configurability was seldom studied. In most of the published work, the shuffle network between the log-likelihood ratio (LLR) memory and the check-node units (CNU) is predetermined and(More)
  • 1