Tarang Vaish

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Power dissipation in CMOS circuits during test time poses a crucial bottleneck for circuit performance and ro-bustness. The power consumption due to switching activity while scan-in of test vectors and scan-out of responses is of particular concern. In this paper a methodology for scan chain modification and test vector adaptation is proposed to effectively(More)
  • 1