Taku Toshikawa

  • Citations Per Year
Learn More
This paper presents a resilient cache memory for dynamic variation tolerance in a 40-nm CMOS. The cache can perform sustained operations under a large-amplitude voltage droop. To realize sustained(More)
  • 1