Takeshi Kouno

  • Citations Per Year
Learn More
This paper discusses how to improve input capacitance modeling of logic gates for accurate STA(static timing analysis). The input capacitance of logic gates exhibits nonlinear behavior with respect to input signal voltage. Also, its value varies depending on the driving condition of stable inputs as well as loading of multiple-input gates condition of the(More)
  • 1