Tae Moon Roh

Learn More
—This paper describes design of high energy efficiency 32 bit parallel processor core using instruct-tion-levels data gating and dynamic voltage scaling (DVS) techniques. We present instruction-levels data gating technique. We can control activation and switching activity of the function units in the proposed data technique. We present instruction-levels(More)
  • 1