Tadahiro Yoshida

Learn More
This paper describes a VLSI superscalar processor architecture which can sustain very high performance in numerical applications. The architecture performs instruction-level scheduling statically by the compiler, and performs out-of-order issuing and executing of instructions to decrease the stall on the pipelines that dynamically occurs in execution. IO(More)
  • 1