Syed M. Aziz

Learn More
—An efficient architecture for a multi-resolution symmetrically extended 2-D 9/7 filter discrete wavelet transform processor is presented in this paper. Hardware complexity is greatly reduced with improved performance, thanks to the proposed combination of lifting scheme and line based architecture. Synthesizing the proposed design on a Xilinx Virtex 2, we(More)
  • 1