Learn More
This paper describes the development of a 65nm standard cell library designed for building highly energy-efficient digital circuits. In total 43 logic cells and 19 special cells for clock-tree synthesis and place and route purposes are implemented using a commercial 65 nm bulk technology. As a result full-chip implementation of low-power systems operating(More)
  • 1