At-speed test has become a requirement in IC technologies below 180 nm. Unfortunately, test mode switching activity and IR-drop present special challenges to the successful application of structural at-speed tests. In this paper we characterize these problems on commercial ASICs in order to understand how to implement more effective solutions.
" Forward-looking fault simulation for improved static compaction, " IEEE Trans. Comput.-Aided Design Integr. On static test com-paction and test pattern ordering for scan designs, " in Proc. Test vector decomposition-based static compaction algorithms for combinational circuits, " ACM Trans. Des. An experimental chip to evaluate test techniques experiment… (More)