Steven N. Eslinger

  • Citations Per Year
Learn More
This paper is an overview of the methods used at the Burlington facility of the IBiVI iVIicroelectronlcs Division to improve channellength tolerance control in the manufacture of CMOS logic chips. We cover aspects of 1) the impact of channel-length control on chip performance, yield, and reliability; 2) our use of an electrical linewidth monitor which(More)
  • 1