#### Filter Results:

- Full text PDF available (9)

#### Publication Year

2004

2017

- This year (1)
- Last 5 years (4)
- Last 10 years (12)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Stefan Tertinek, Christian Vogel
- IEEE Trans. on Circuits and Systems
- 2008

This paper considers the problem of reconstructing a bandlimited signal from its nonuniform samples. Based on a discrete-time equivalent model for nonuniform sampling, we propose the differentiator–multiplier cascade, a multistage reconstruction system that recovers the uniform samples from the nonuniform samples. Rather than using optimally designed… (More)

- Stefan Tertinek, James P. Gleeson, Orla Feely
- IEEE Trans. on Circuits and Systems
- 2010

Bang-bang phase-locked loops (BBPLLs) are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). In the presence of jitter, the nonlinear loop is typically analyzed by linearizing the BPD and applying linear transfer functions in the analysis. In contrast to a linear PD, the linearized gain of a BPD depends on the rms… (More)

- Stefan Tertinek, Christian Vogel
- IEEE Trans. on Circuits and Systems
- 2007

This brief considers the problem of reconstructing a band-limited signal from its two-periodic nonuniformly spaced samples. We propose a novel reconstruction system where a finite-impulse response filter designed as differentiator followed by a time-varying multiplier recovers the uniformly spaced from the nonuniformly spaced samples. The system roughly… (More)

- Stefan Tertinek, James P. Gleeson, Orla Feely
- IEEE Trans. on Circuits and Systems
- 2010

This paper provides an exact statistical analysis of the steady-state timing jitter in a first-order bang-bang phaselocked loop (BBPLL) when the reference clock is subject to accumulative jitter. We show that a first-order BBPLL can be viewed as performing single-integration delta modulation in the phase domain, allowing us to relate hunting jitter and… (More)

- Stefan Tertinek, Alexey Teplinsky, Orla Feely
- ISCAS
- 2008

Inherent to digital phase-locked loops is frequency quantization in the number-controlled oscillator which prevents the loop from locking exactly onto its reference signal and introduces unwanted phase jitter. This paper investigates the effect of frequency quantization in a first-order loop with a frequency-modulated input signal. Using tools of nonlinear… (More)

- Stefan Tertinek, Orla Feely
- ISCAS
- 2009

Recently, several digital phase-locked loops (DPLLs) have been demonstrated to achieve the jitter performance of traditional charge-pump-based analog PLLs. This paper is concerned with a class of DPLLs employing a binary-quantized phase detector, referred to as bangbang PLLs (BBPLLs). They are widely used in clock and data recovery circuits and have… (More)

- Stefan Tertinek, Orla Feely
- IEEE Trans. on Circuits and Systems
- 2011

Bang-bang phase-locked loops (BBPLLs) are inherently nonlinear systems due to the binary phase detector (BPD). While they are typically used for clock and data recovery, the ongoing trend toward digital loop implementations has resulted in several digital BBPLLs (DBBPLLs) suitable for frequency synthesis. This brief investigates the effect of… (More)

- T. Buckel, Stefan Tertinek, +4 authors Thomas Ussmüller
- ISCAS
- 2016

- Stefan Tertinek
- 2004

This paper introduces various methods for the optimum detection of deterministic and random signals in Gaussian noise. The derivation of the detectors is based on the NeymanPearson theorem. We will only deal with Gaussian noise and assume that the probability density function is completely known.