Stan Phillips

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
— A new design methodology for achieving very low residual phase noise in SiGe HBT digital frequency dividers is presented. A modified CML D latch design is proposed that enables the latch to draw more current, thereby reducing the residual phase noise. The latch modification yields a 10 dB phase noise improvement over a standard D latch topology, with(More)
  • 1