- Full text PDF available (4)
- This year (2)
- Last 5 years (9)
- Last 10 years (21)
The number of cores integrated onto a single die is expected to climb steadily in the foreseeable future. This move to many-core chips is driven by a need to optimize performance per watt. How best to connect these cores and how to program the resulting many-core processor, however, is an open research question. Designs vary from GPUs to cache-coherent… (More)
A multicore processor in 65-nm technology with 80 single-precision, floating-point cores delivers performance in excess of a teraflops while consuming less than 100 w. A 2d on-die mesh interconnection network operating at 5 GHz provides the high-performance communication fabric to connect the cores. The network delivers a bisection bandwidth of 2.56… (More)
dissipates between 25 W and 125 W. The 567 mm 2 processor is implemented in 45 nm Hi-K CMOS and has 1.3 billion transistors.