Spencer Leuenberger

  • Citations Per Year
Learn More
Stochastic flash analog-to-digital converters (ADCs) have been proposed as a solution to the scalability problems encountered by a standard flash ADC. Instead of generating comparator references with a well-matched resistor ladder, it generates randomly distributed thresholds using either the comparator offsets or a separate noise-generating circuit. This(More)
Current-steering digital-to-analog converters are the architecture of choice in high-resolution high-speed applications. However, they are still affected by non-linearity that becomes worse with higher resolutions and higher speeds. This paper proposes a method of correction for one of the sources of non-linearity. This method is analyzed for its robustness(More)
A highly compact low-pass filter (LPF) using self-coupled source follower based biquads is presented. The biquad cell synthesizes a 2<sup>nd</sup>-order low-pass transfer function in a single branch, using only two capacitors and a source follower with embedded local feedback for excellent linearity. A 4<sup>th</sup>-order Chebyshev LPF prototype is(More)
This paper presents a new dual-slope-based time-interleaved quantizer architecture. Time information between interleaved quantizer channels is utilized to perform time-domain delta modulation. This technique decouples the conversion rate of dual-slope quantizers from their input voltage amplitude without the need for extra timing phases or dedicated(More)
Ring amplifiers have emerged as a scalable amplification technique. This work is a ring amplifier built with current-starved inverters in the intermediate stage. This structure allows for the implementation of a dynamic deadzone that allows a single amplifier to perform both coarse estimation and fine settling. A pipelined ADC with a sampling speed of 20(More)
This work describes a Nyquist rate ADC based on a two-step voltage and time quantization technique which can reduce power consumption and improve scaling immunity for high resolution applications. The hybrid two-step approach uses a successive approximation register (SAR) ADC for coarse quantization in the voltage domain, and a time-to-digital converter(More)