• Publications
  • Influence
Design of Vedic IEEE 754 floating point multiplier
TLDR
A floating point multiplier which manages overflow, underflow and rounding, based on Vedic Urdhva - Tiryagbhyam mathematics is proposed which is proposed to implement faster multipliers involving limited area and consuming reduced power.