Sotirios Papaioannou

  • Citations Per Year
Learn More
The experimental study of a secure chaotic synchronized communication system is presented. The synchronization between two digital chaotic oscillators, serving as a transmitter-receiver scheme, is studied. The oscillators exhibit rich chaotic behavior and are unidirectionally coupled, forming a master-slave topology. Both the input information signal and(More)
With metal stripes being intrinsic components of plasmonic waveguides, plasmonics provides a "naturally" energy-efficient platform for merging broadband optical links with intelligent electronic processing, instigating a great promise for low-power and small-footprint active functional circuitry. The first active Dielectric-Loaded Surface Plasmon Polariton(More)
The field of data communications and short-range interconnects in computing and High Performance Data Centers (HPCs) and Computing Systems has been up to date almost exclusively dominated by electronics, which have formed the main technological solution for the interconnection of many core/board/rack modules. In FP7-PLATON project we are investigating novel(More)
The processor-memory performance gap, commonly referred to as “Memory Wall” problem, owes to the speed mismatch between processor and electronic RAM clock frequencies. In that perspective, optical RAMs storing and retrieving information in the form of light with ps-scale memory access times seem to hold the potential for replacing small-size(More)
© 2012 Papaioannou et al., licensee InTech. This is an open access chapter distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. Merging Plasmonics and Silicon Photonics(More)
The rapid increase in processor throughput is currently exceeding the electronic memory speed progress, forming the well-known “Memory Wall” problem, forcing current Chip Multiprocessor (CMP) configurations to consume more than 50% of the chip real-estate for caching purposes. In that perspective, optical RAMs storing and retrieving(More)
  • 1