Siva Embanath

  • Citations Per Year
Learn More
The next inclusion in the industrial ASIC design flow is going to be automatic timing exception generation (ATEG). The current manual and reactive approach of identifying timing exceptions and doing timing closure through iterations were addressed. With ATEG tools able to make the design more transparent, the major advantage will be seen on the(More)
  • 1