Sing W. Chin

Learn More
A 14-Bit 2MSample/s pipelined analog-to-digital converter (ADC) has been implemented. High-speed/high-resolution is achieved through the combination of a pipe-lined ADC architecture with an on-chip 32-bit micro-controller for self-calibration. A low power dissipation of 250mW is achieved on a single 5v supply. Design techniques reduce digital cross-talk(More)
  • 1