Shunya Hosaka

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
In this paper, we propose a design support tool set for asynchronous circuits with bundled-data implementation to implement them on commercial FPGAs easily considering a latency constraint. The design support tool set consists of six tools to automate constraint generation, timing verification, and delay adjustment for bundled-data implementation. In the(More)
  • 1