Shoichiro Kashiwakura

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Sorry, we do not have enough data to show an influence graph for this author.
Learn More
In this paper, we describe an FPGA of high realization method exibility, using general purpose SOG (sea of gates) gate array. Realization method exibility means that we can realize the architecture by any method of realization, i.e. gate arrays and full customs. FPGAs determine their functions from their programmed internal state circuit. For example, SRAM(More)
  • 1