Shiro Kamohara

Learn More
A 32-bit CPU which operates with the lowest energy of 13.4 pJ/cycle at 0.35V and 14MHz, operates at 0.22V to 1.2V and with 0.14µA sleep current is demonstrated. The low power performance is attained by Reverse-Body-Bias-Assisted 65nm SOTB CMOS (Silicon On Thin Buried oxide) technology. The CPU can operate more than 100 years with 610mAH Li battery. Extended(More)
We propose a circuit performance oriented device optimization methodology using pre-silicon parameters and critical paths which represent the performance of the chip. Based on our methodology, we successfully reduced the power consumption by 90% and, at the same time, increased the frequency by 30% from the initial design. The key to this optimization(More)
To achieve high yield products, it is important to optimize the device condition, considering the process variation. We present a statistical model parameter extraction methodology to accurately extract the process variation from the E-T data. We have estimated the parametric yield of a 0.20µm process SRAM test chip using Monte Carlo simulation and have(More)
SUMMARY A 32bit CPU, which can operate more than 100 years with 610mAH Li battery, or eternally operate with an energy harvester of indoor light is presented. The CPU was fabricated by using 65nm SOTB CMOS technology (Silicon On Thin Buried oxide) where gate length is 60nm and box layer thickness is 10nm. The threshold voltage was designed to be as low as(More)
Statistical distributions of four write stability metrics at low supply voltage (V<sub>DD</sub>) were measured in 1k fully depleted (FD) silicon-on-thin-BOX (SOTB) and bulk SRAM cells. It is found that butterfly curve shows abnormal &#x201C;two-mode&#x201D; distributions, while bit-line and word-line margins maintain good normality even at low(More)