Shih-Hsien Lo

Learn More
Invited Paper Starting with a brief review on 0.1-m (100 nm) CMOS status, this paper addresses the key challenges in further scaling of CMOS technology into the nanometer (sub-100 nm) regime in light of fundamental physical effects and practical considerations. Among the issues discussed are: lithography, power supply and threshold voltage, short-channel(More)
  • 1