Shigemi Kashima

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
The paper proposes a co1nhined delay model to manipulate the variance of t,he delay time of logic elements and a new timing verification method based on the theory of regular expressions. We focused on the hazard detection problem and the verificat,ion of asyncl1ronous circuits, and show the effect,iveness of our method with medium sized circuits including(More)
  • 1