Shi-Tron Lin

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Sorry, we do not have enough data to show an influence graph for this author.
Learn More
  • Shi-Tron Lin
  • 2007 International Symposium on VLSI Technology…
  • 2007
The ESD performance of standard CMOS I/O cells can be significantly enhanced by placing a shorted p-n diode adjacent to the NMOS connecting to the pad. The NMOS ESD is enhanced through vpnp holes injection into substrate and activation of an embedded SCR. Typically, It2 doubles with Vhold above VDD.
  • 1