Sorry, we do not have enough data to show an influence graph for this author.
- Full text PDF available (0)
Journals and Conferences
The ESD performance of standard CMOS I/O cells can be significantly enhanced by placing a shorted p-n diode adjacent to the NMOS connecting to the pad. The NMOS ESD is enhanced through vpnp holes injection into substrate and activation of an embedded SCR. Typically, It2 doubles with Vhold above VDD.