Sheldon B. Akers

Learn More
One method of reducing the difficulty of test generation for sequential circuits is by the use of full scan design. To overcome the large extra hardware overhead attendant in the full scan design, the concept of partial scan design has emerged with the virtue of less area and testability close to full scan. With the sequential circuit modeled as a directed(More)
  • 1