Learn More
As we continue to scale the dimensions of transistors and wires in the deep submicron (DSM) era, the resolution of photolithographic processes is quickly reaching its limits and causing problems in the reliable manufacture of integrated circuits. The design methods using standard cell ASICs (SC-ASIC) produce randomly placed gates and interconnects which are(More)
  • 1