Skip to search formSkip to main contentSkip to account menu
  • Publications
  • Influence
A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS
TLDR
This paper presents a prototype chip that integrates 48 Pentium™ class IA-32 cores on a 6×4 2D-mesh network of tiled core clusters with high-speed I/Os on the periphery to realize a data-center-on-a-die microprocessor architecture.
View on IEEE
An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS
TLDR
A 275mm2 network-on-chip architecture contains 80 tiles arranged as a 10 times 8 2D array of floating-point cores and packet-switched routers, operating at 4GHz, designed to achieve a peak performance of 1.0TFLOPS at 1V while dissipating 98W.
View on IEEE
A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling
TLDR
A multi-core processor that integrates 48 cores, 4 DDR3 memory channels, and a voltage regulator controller in a 64 2D-mesh network-on-chip architecture that uses message passing while exploiting 384 KB of on-die shared memory for fine grain power management.
View on IEEE
A review on fuel cell technologies and power electronic interface
View via Publisher
A Novel Multilevel Inverter Based on Switched DC Sources
TLDR
A multilevel inverter that has been conceptualized to reduce component count, particularly for a large number of output levels, is presented, which results in reduced number of power switches as compared to classical topologies.
View on IEEE
Multilevel Inverter Topologies With Reduced Device Count: A Review
Multilevel inverters have created a new wave of interest in industry and research. While the classical topologies have proved to be a viable alternative in a wide range of high-power medium-voltage…
View on IEEE
A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS
TLDR
An IA-32 processor fabricated in 32nm CMOS technology is described, demonstrating a reliable ultra-low voltage operation and energy efficient performance across the wide voltage range from 280mV to 1.2V.
View on IEEE
Multiple-input DC/DC converter topology for hybrid energy system
In this study, a multiple-input non-isolated DC/DC converter topology is presented. The proposed multiple-input DC/DC converter is proficient for energy diversification from renewable and storage…
View via Publisher
Multilevel inverter topology based on series connected switched sources
A new topology for multilevel DC–AC conversion is presented in this study. It consists of isolated symmetric input DC sources alternately connected in opposite polarities through power switches. The…
View via Publisher
Fuzzy logic controlled shunt active power filter for power quality improvement
The simulation and experimental study of a fuzzy logic controlled, three-phase shunt active power filter to improve power quality by compensating harmonics and reactive power required by a nonlinear…
View via Publisher
...
...
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License