Shahid K. Tanvir

Learn More
In this paper we present a timing-influenced floorplanner for general cell IC design. The floorplanner works in two phases. In the first phase we restrict the modules to be rigid and the floorplan to be slicing. The second phase of floor-planner allows modification to the aspect ratios of individual modules to further reduce the area of the overall bounding(More)
  • 1