Severino José de Barros-Junior

We don’t have enough information about this author to calculate their statistics. If you think this is an error let us know.
Learn More
Hardware accelerators like GPGPUs and FPGAs have been used as an alternative for the conventional computing architectures (CPUs) in scientific computing applications and have shown considerable speed-ups. In this context, this poster presents a solution that takes advantage from FPGA's flexibility to explore efficiently data reuse, parallelization in both(More)
  • 1