#### Filter Results:

- Full text PDF available (20)

#### Publication Year

1996

2015

- This year (0)
- Last 5 years (2)
- Last 10 years (2)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Gokul Govindu, Ling Zhuo, Seonil B. Choi, Viktor K. Prasanna
- 18th International Parallel and Distributed…
- 2004

Summary form only given. FPGAs are increasingly being used in the high performance and scientific computing community to implement floating-point based hardware accelerators. We analyze the floating-point multiplier and adder/subtractor units by considering the number of pipeline stages of the units as a parameter and use throughput/area as the metric. We… (More)

- Ju-wook Jang, Seonil B. Choi, Viktor K. Prasanna
- IEEE Trans. VLSI Syst.
- 2005

We develop new algorithms and architectures for matrix multiplication on configurable devices. These have reduced energy dissipation and latency compared with the state-of-the-art field-programmable gate array (FPGA)-based designs. By profiling well-known designs, we identify “energy hot spots,” which are responsible for most of the energy dissipation.… (More)

- Ju-wook Jang, Seonil B. Choi, Viktor K. Prasanna
- FPT
- 2002

We develop new algorithms and architectures for matrix multiplication on configurable hardware. These designs significantly reduce the latency as well as the area. Our designs improve the previous designs in [7] and [1] in terms of the area/speed metric where the speed denotes the maximum achievable running frequency. The area/speed metrics for the designs… (More)

In this paper, we present techniques for energy-efficient design at the algorithm level using FPGAs. We then use these techniques to create energy-efficient designs for two signal processing kernel applications: fast Fourier transform (FFT) and matrix multiplication. We evaluate the performance, in terms of both latency and energy efficiency, of FPGAs in… (More)

- Gokul Govindu, Seonil B. Choi, Viktor K. Prasanna, Vikash Daga, Sridhar Gangadharpalli, V. Sridhar
- 18th International Parallel and Distributed…
- 2004

Summary form only given. We first develop a novel architecture for fixed-point LU decomposition of streaming input matrices, on FPGAs. Our architecture, based on a circular linear array, achieves the minimal latency and is resource-efficient. We then extend it, by using a stacked matrices approach, to a floating-point based architecture, which achieves the… (More)

- Ju-wook Jang, Seonil B. Choi, Viktor K. Prasanna
- FPL
- 2002

Advances in their technologies have positioned FPGAs and embedded processors to compete with digital signal processors (DSPs). In this paper, we evaluate the performance in terms of both latency and energy-efficiency of FPGAs, embedded processors, and DSPs in multiplying two matrices. As specific examples, we have chosen a representative of each type of… (More)

- Seonil B. Choi, Ju-wook Jang, Sumit Mohanty, Viktor K. Prasanna
- The Journal of Supercomputing
- 2003

Reconfigurable architectures such as FPGAs are flexible alternatives to DSPs or ASICs used in mobile devices for which energy is a key performance metric. Reconfigurable architectures offer several design parameters such as operating frequency, precision, amount of memory, degree of parallelism, etc. These parameters define a large design space that must be… (More)

- Jingzhao Ou, Seonil B. Choi, Viktor K. Prasanna
- FCCM
- 2003

Reconfigurable System-on-Chip (RSoC) devices are being used to implement many battery operated systems, where energy efficiency is a major concern. RSoCs incorporate many different components, such as processor core, reconfigurable logic, memory, etc. Various power management techniques can be applied to these components. Tasks within an application can be… (More)

Reconfigurable architectures such as FPGAs are flexible alternatives to DSPs or ASICs used in mobile devices for which energy is a key performance metric. Reconfigurable architectures offer several parameters such as operating frequency, precision, amount of memory, number of computation units, etc. These parameters define a large design space that must be… (More)