Seiji Kameda

Learn More
A silicon retina that emulates the sustained and the transient responses in the vertebrate retina was fabricated. The circuit of the chip consists of two layers of resistive network that have different length constants. The output emulating the sustained response possesses a Laplacian-Gaussian-like receptive field and, therefore, carries out a smoothing and(More)
A window-based stereo matching, which matches pixel values within a window between two images, produces a dense disparity map, and as a result, constructs a dense depth structure. Many algorithms of the window-based stereo matching have been proposed. The conventional algorithms, however, face a trade-off between accuracies of the disparity map in disparity(More)
The neuromorphic silicon retina is a novel analog very large scale integrated circuit that emulates the structure and the function of the retinal neuronal circuit. We fabricated a neuromorphic silicon retina, in which sample/hold circuits were embedded to generate fluctuation-suppressed outputs in the previous study [1]. The applications of this silicon(More)
A linear analog network model is proposed to characterize the function of the outer retinal circuit in terms of the standard regularization theory. Inspired by the function and the architecture of the model, a vision chip has been designed using analog CMOS Very Large Scale Integrated circuit technology. In the chip, sample/hold amplifier circuits are(More)
Understanding neural responses to multi-site electrical stimuli would be of essential importance for developing cortical neural prostheses. In order to provide a tool for such studies in experimental animals, we recently constructed a prototype of a wireless multi-channel microstimulation system, consisting of a stimulator chip, wireless data/power(More)
We developed a prototype very-large-scale integration chip of a multichannel current stimulator for stimulating neural tissues by utilizing 0.25 μm high-voltage complementary metal-oxide-semiconductor technology. Our designed chip has 20 output channels that are driven by five current buffers arranged in parallel; each buffer controls four output channels(More)