Sebastien Fabre

Learn More
In order to maximize the yield of random logic in today's advanced Deep Sub-Micron CMOS technologies we have developed a complete yield enhancement methodology for Cmos standard cells. This methodology based on a test vehicle approach covers design, industrial test, data collection and volume analysis, design debug, failure location and analysis. It has(More)
  • 1