#### Filter Results:

- Full text PDF available (19)

#### Publication Year

2006

2017

- This year (1)
- Last 5 years (16)
- Last 10 years (22)

#### Publication Type

#### Co-author

#### Publication Venue

#### Key Phrases

Learn More

- Pramod Subramanyan, Sayak Ray, Sharad Malik
- 2015 IEEE International Symposium on Hardware…
- 2015

Contemporary integrated circuits are designed and manufactured in a globalized environment leading to concerns of piracy, overproduction and counterfeiting. One class of techniques to combat these threats is logic encryption. Logic encryption modifies an IC design such that it operates correctly only when a set of newly introduced inputs, called key inputs,… (More)

- Sayak Ray, Robert K. Brayton
- 2012 Design, Automation & Test in Europe…
- 2012

Formal verification of liveness properties of practical communication fabrics are generally intractable with present day verification tools. We focus on a particular type of liveness called 'progress' which is a form of deadlock freedom. An end-to-end progress property is broken down into localized safety assertions, which are more easily provable, and lead… (More)

- Sayak Ray, Alan Mishchenko, Niklas Eén, Robert K. Brayton, Stephen Jang, Chao Chen
- 2012 Design, Automation & Test in Europe…
- 2012

Mapping into K-input lookup tables (K-LUTs) is an important step in synthesis for Field-Programmable Gate Arrays (FPGAs). The traditional FPGA architecture assumes all interconnects between individual LUTs are "routable". This paper proposes a modified FPGA architecture which allows for direct (non-routable) connections between adjacent LUTs. As a result,… (More)

A method for finding large isomorphic subgraphs in two similar circuits is proposed, and its application to sequential equivalence checking (SEC) is discussed. SEC ensures correctness of two designs. Among other things, efficient SEC is important for wider adoption of innovative sequential synthesis (SS) methods, which offer substantial reductions in delay,… (More)

- Jiang Long, Sayak Ray, Baruch Sterin, Alan Mishchenko, Robert K. Brayton
- DIFTS@FMCAD
- 2011

—We describe a tool which combines a commercial front-end with a version of the model checker, ABC, enhanced to handle a subset of LTL properties. Our tool, VeriABC, provides a solution at the RTL level and produces models for synthesis and formal verification purposes. We use Verific (a commercial software) as the generic parser platform for SystemVerilog… (More)

- Ansuman Banerjee, Sayak Ray, Pallab Dasgupta, P. P. Chakrabarti, S. Ramesh, P. Vignesh V. Ganesan
- ACM SIGSOFT Software Engineering Notes
- 2008

Capacity limitations continue to impede widespread adoption of formal property verification in the design validation ow of software and hardware systems. The more popular choice (at least in the hardware domain) has been dynamic property verification (DPV), which is a semi-formal approach where the formal properties are checked over simulation runs. DPV is… (More)

—Formal verification of liveness properties of practical communication fabrics are generally intractable with present day bit-level verification tools. We focus on a particular type of liveness called response. We show that a well-founded relation can be extracted from a high-level design of a communication fabric. This well-founded relation yields a set of… (More)

- Aadithya V. Karthik, Sayak Ray, Pierluigi Nuzzo, Alan Mishchenko, Robert K. Brayton, Jaijeet S. Roychowdhury
- 2014 19th Asia and South Pacific Design…
- 2014

We present ABCD-NL, a technique that approximates non-linear analog circuits using purely Boolean models, to high accuracy. Given an analog/mixed-signal (AMS) system (e.g., a SPICE netlist), ABCD-NL produces a Boolean circuit representation (e.g., an And Inverter Graph, Finite State Machine, or Binary Decision Diagram) that captures the I/O behaviour of the… (More)

This paper describes a fast retiming algorithm targeting delay while minimizing the number of flip-flops moved. The algorithm can be applied before placement to minimize logic level, or after placement to minimize the critical region annotated with wire delays. Experiments on a suite of industrial benchmarks show that the algorithm improves fMAX by 9% while… (More)

- Pramod Subramanyan, Yakir Vizel, Sayak Ray, Sharad Malik
- FMCAD
- 2015