Satish L. Rege

Learn More
This paper evaluates the effect of cost and performance tradeoffs on memory system hierarchies achieved by varying the total amount of memory at any two adjacent levels. The hierarchy is analyzed in a multiprogramming mode by using a two server cyclic queuing model. As an example, a two level hierarchy of Bipolar, MOS and a three level hierarchy of Bipolar,(More)
Given certain components, hardware and software techniques, and user demands an accurate picture of computer development in the near future can be plotted. he development of computers has T been influenced by three factors: the technology (i.e., the components from which we build); the hardware a n d software techniques we have learned to use; and the user(More)
This work addresses the issue of exploring design alternatives for data part (as contrasted with control part) implementations for digital systems using register transfer (RT) level components. Certain assumptions are made regarding the RT level of design, and a model for data part designs is postulated. It is shown that the number of possible designs is(More)
In CCD memory systems a tradeoff exists between the frequency at which the memory system is operated and the power dissipation. The higher the frequency of operation, the lower is the service time and the higher is the power dissipation. A close look at the initial cost of the CCD memory system and the cost of maintaining these memory systems will show that(More)
The architecture and With the advent of fiber implementation presented distributed data interface in this paper are for the (FDDI) technology, Digital DEC FDDIcontroller 400, saw the need to define Digital's high-performance, an architecture for a XMI-to-FDDI adapter known high-performance adapter as DEMFA. This adapter that could transmit data provides an(More)
This paper discusses the computer memory system design implications of different CCD devices, such as Circulating Shift Register, Serial Parallel Serial, and Line Addressable Organizations. The performance of the memory using these devices is evaluated in a stand alone mode using a single server queuing model, and as a buffer between the disk and main(More)
  • 1