#### Filter Results:

- Full text PDF available (84)

#### Publication Year

1985

2017

- This year (2)
- Last 5 years (29)
- Last 10 years (62)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- Fabien Quilleré, Sanjay V. Rajopadhye, Doran Wilde
- International Journal of Parallel Programming
- 2000

Automatic parallelization in the polyhedral model is based on affine transformations from an original computation domain (iteration space) to a target space-time domain, often with a different transformation for each variable. Code generation is an often ignored step in this process that has a significant impact on the quality of the final code. It involves… (More)

- Fabien Quilleré, Sanjay V. Rajopadhye
- ACM Trans. Program. Lang. Syst.
- 2000

The <italic>polyhedral model</italic> provides a single unified foundation for systolic array synthesis and automatic parallelization of loop programs. We investigate the problem of memory reuse when compiling Alpha (a functional language based on this model). Direct compilation would require unacceptably large memory (for example… (More)

- Rumen Andonov, Vincent Poirriez, Sanjay V. Rajopadhye
- European Journal of Operational Research
- 2000

This paper addresses the static analysis of an important class of X10 programs, namely those with finish/async parallelism, and affine loops and array reference structure as in the polyhedral model. For such programs our analysis can certify whenever a program is deterministic or flags races.
Our key contributions are (i) adaptation of array dataflow… (More)

- Amos Omondi, Jagath C. Rajapakse, +8 authors José Hiroki Saito
- 2009

This introductory chapter reviews the basics of artificial-neural-network theory, discusses various aspects of the hardware implementation of neural networks (in both ASIC and FPGA technologies, with a focus on special features of artificial neural networks), and concludes with a brief note on performanceevaluation. Special points are the exploitation of… (More)

Parameterized tiled loops-where the tile sizes are not fixed at compile time, but remain symbolic parameters until later--are quite useful for iterative compilers and "auto-tuners" that produce highly optimized libraries and codes. Tile size parameterization could also enable optimizations such as register tiling to become dynamic optimizations. Although it… (More)

- Doug Hains, Zach Cashero, Mark Ottenberg, Wim Bohm, Sanjay V. Rajopadhye
- 2011 IEEE International Symposium on Parallel and…
- 2011

CUDASW++ is a parallelization of the Smith-Waterman algorithm for CUDA graphical processing units that computes the similarity scores of a query sequence paired with each sequence in a database. The algorithm uses one of two kernel functions to compute the score between a given pair of sequences: the inter-task kernel or the intra-task kernel. We have… (More)

- Rumen Andonov, Sanjay V. Rajopadhye
- J. Parallel Distrib. Comput.
- 1997

- Rumen Andonov, Stephan Balev, Sanjay V. Rajopadhye, Nicola Yanev
- IEEE Trans. Parallel Distrib. Syst.
- 2001

For 2-D iteration space tiling, we address the problem of determining the tile parameters that minimize the total execution time under the BSP model. We consider uniform dependency computations, tiled so that (at least) one of the tile boundaries is parallel to the domain boundary. We determine the optimal tile size as a closed form solution. In addition,… (More)

- Virginia Mary Lo, Sanjay V. Rajopadhye, +5 authors Xiaoxiong Zhong
- International Journal of Parallel Programming
- 1991

The OREGAMI project involves the design, implementation, and testing of algorithms for mapping parallel computations to message-passing parallel architectures. OREGAMI addresses the mapping problem by exploiting regularity and by allowing the user to guide and evaluate mapping decisions made by OREGAMI's efficient combinatorial mapping algorithms. OREGAMI's… (More)