• Publications
  • Influence

Claim Your Author Page
Ensure your research is discoverable on Semantic Scholar. Claiming your author page allows you to personalize the information displayed and manage publications (all current information on this profile has been aggregated automatically from publisher and metadata sources).
  • Sungchun Jang, Sungwoo Kim, Sang-Hyeok Chu, Gyu-Seob Jeong, Yoonsoo Kim, Deog-Kyoon Jeong
  • Physics, Computer Science
  • IEEE Transactions on Circuits and Systems II…
  • 2015 (First Publication: 20 May 2015)
  • An all-digital phase-locked loop with a bang-bang phase-frequency detector (BBPFD) that tracks the optimum loop gain for minimum jitter is proposed. The autocorrelation of the output of BBPFDContinue Reading
  • Sungchun Jang, Sungwoo Kim, Sang-Hyeok Chu, Gyu-Seob Jeong, Yoonsoo Kim, Deog-Kyoon Jeong
  • Physics, Computer Science
  • Symposium on VLSI Circuits (VLSI Circuits)
  • 2015 (First Publication: 17 June 2015)
  • An all-digital spread spectrum clock generator (SSCG) using two-point modulation is presented. To calibrate the gain mismatch between two modulation paths, a background gain calibration method isContinue Reading
  • Taeho Kim, Sungchun Jang, Sungwoo Kim, Sang-Hyeok Chu, Jiheon Park, Deog-Kyoon Jeong
  • Mathematics, Computer Science
  • IEEE Transactions on Circuits and Systems II…
  • 2014 (First Publication: 1 May 2014)
  • This brief describes the design of a four-channel 32-Gb/s serial link transmitter with a current-recycling output driver and an on-chip ac-coupled receiver. The proposed output driver significantlyContinue Reading
  • Kwanseo Park, Jinhyung Lee, +5 authors Deog-Kyoon Jeong
  • Mathematics, Computer Science
  • IEEE Transactions on Circuits and Systems II…
  • 2017 (First Publication: 30 August 2017)
  • A 1.62-to-8.1 Gb/s video interface receiver with an adaptive equalizer and a stream clock generator (SCG) is proposed. The adaptation logic is achieved by an edge-based adaptation and it controls theContinue Reading
  • Sang-Hyeok Chu, Woo-Rham Bae, Gyu-Seob Jeong, Jiho Joo, Gyungock Kim, Deog-Kyoon Jeong
  • Computer Science
  • IEEE Asian Solid-State Circuits Conference (A…
  • 2014 (First Publication: 1 November 2014)
  • This paper presents a 26.5 Gb/s optical receiver with an all-digital CDR (ADCDR) fabricated in a 65 nm CMOS process. The receiver consists of a transimpedance amplifier (TIA), a limiting amplifierContinue Reading
  • Shogo Mochizuki, Benjamin Colombeau, +24 authors B. S. Haran
  • Physics
  • IEEE International Electron Devices Meeting (IEDM…
  • 2018 (First Publication: 1 December 2018)
  • In this paper, we demonstrate a novel Source Drain Extension (SDE) approach to enable NMOS device scaling along with improved performance. For the first time, SDE formation with epitaxially grown AsContinue Reading