Sandeep Vundavalli

  • Citations Per Year
Learn More
A current source model (CSM) is presented for CMOS logic cells, which can be used for accurate analysis of delay in CMOS VLSI circuits. In current technology, CS model can be considered as an accurate model for modern static timing and noise analysis. By using the combinational CS model for CMOS logic cell, different values of parasitic capacitances are(More)
  • 1