Sam-Young Bang

Learn More
27.4 An 80nm 4Gb/s/pin 32b 512Mb GDDR4 Graphics GDDR4 DRAM has a source-synchronous clocking scheme, which DRAM with Low-Power and Low-Noise Data-Bus has the benefit ofjitter tolerance, however, when there is duty-cycle distortion in clock, timing margin is reduced by twice the amount of Inversion the duty-cycle distortion. The duty-cycle distortion is(More)
Seung-Jun Bae, Young-Soo Sohn, Tae-Young Oh, Si-Hong Kim, Yun-Seok Yang, Dae-Hyun Kim, Sang-Hyup Kwak, Ho-Seok Seol, Chang-Ho Shin, Min-Sang Park, Gong-Heom Han, Byeong-Cheol Kim, Yong-Ki Cho, Hye-Ran Kim, Su-Yeon Doo, Young-Sik Kim, Dong-Seok Kang, Young-Ryeol Choi, Sam-Young Bang, Sun-Young Park, Yong-Jae Shin, Gil-Shin Moon, Cheol-Goo Park, Woo-Seop Kim,(More)
  • 1