Salvatore M. Amoroso

Learn More
The scaling down of the CMOS transistors necessitates the adoption of Reliability-Aware circuits and systems design methodology. Indeed, charge trapping related issues such as random telegraph noise (RTN) and bias temperature instabilities (BTI) are major threat to SRAM yield and endurance. It is well understood that the interplay between statistical(More)
  • 1