- Full text PDF available (4)
- This year (4)
- Last 5 years (9)
- Last 10 years (9)
Journals and Conferences
A record low energy (250fJ/bit) intra-chip electronic-photonic link is demonstrated at 5Gb/s on a 3D-integrated wafer using through-oxide-vias (1.45fF-per-via) for the first time. The receiver sensitivity was -19.3dBm and the on-chip laser energy was 6fJ/bit.
A full optical chip-to-chip link is demonstrated for the first time in a wafer-scale heterogeneous platform, where the photonics and CMOS chips are 3D integrated using wafer bonding and low-parasitic capacitance thru-oxide vias (TOVs). This development platform yields 1000s of functional photonic components as well as 16M transistors per chip module. The… (More)
Today's electronic photonic integration approaches involve various trade-offs between integration complexity, cost and performance, with no single approach being able to satisfy both the high-performance and low cost/complexity requirements. Luxtera's process  represents monolithic integration, which has low parasitics and customized photonics but slow… (More)
Silicon photonics is a rapidly maturing technology, promising to realize low-cost and energy-efficient optical links for rack-to-rack, within-rack datacenter applications, and supercomputer interconnects. Recently, the possibility of implementing ultra-power-efficient silicon photonic links using an unmodified state-of-the-art 45nm SOI CMOS process has been… (More)
We present poly-silicon depletion-based optical modulators realized in a 65 nm CMOS platform for monolithic integration with electronics. Speeds up to 12.5 Gbit/s can be achieved with 5 dB insertion loss and 2.3 dB extinction ratio.
The next generations of large-scale data-centers and supercomputers demand optical interconnects to migrate to 400G and beyond. Microring modulators in silicon-photonics VLSI chips are promising devices to meet this demand due to their energy efficiency and compatibility with dense wavelength division multiplexed chip-to-chip optical I/O. Higher order pulse… (More)
This paper provides a comparative study of the proposed global clock distribution methods for high-speed digital integrated circuits. Both non-networked and distributed schemes such as travelling and standing wave clock distributions have been reviewed. Performance metrics are described and qualitatively discussed and non-networked approaches were simulated… (More)
System-level driven electronic–photonic codesign is the key to improving the bandwidth density and energy efficiency for high-speed silicon photonic links. In many data-communication scenarios, optical link power is dominated by its transmitter side including the laser source. In this paper, we propose a comprehensive co-optimization framework for… (More)