• Publications
  • Influence
A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS
TLDR
A 1.2 V 10-bit 100 MS/s Successive Approximation ADC achieves high-speed and low-power operation thanks to the reference-free technique that avoids the static power dissipation of an on-chip reference generator. Expand
  • 485
  • 44
  • PDF
An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC
TLDR
An 8-b 400-MS/s 2-b-per-cycle (2 b/C) successive approximation register (SAR) analog-to-digital converter (ADC) is fabricated in 65-nm CMOS. Expand
  • 77
  • 10
  • PDF
A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure
TLDR
An 8b 1GS/s ADC is presented that interleaves two 2b/cycle SARs. Expand
  • 54
  • 8
A Fully Integrated Digital LDO With Coarse–Fine-Tuning and Burst-Mode Operation
TLDR
The digital low dropout regulator (D-LDO) has drawn significant attention recently for its low-voltage operation and process scalability. Expand
  • 79
  • 7
  • PDF
Limit Cycle Oscillation Reduction for Digital Low Dropout Regulators
TLDR
An LCO reduction technique for the D-LDO is then proposed, by adding two unit power transistors in parallel with the main power MOS array as a feedforward path. Expand
  • 37
  • 4
A Wide Input Range Dual-Path CMOS Rectifier for RF Energy Harvesting
  • Y. Lu, Haojuan Dai, +4 authors R. Martins
  • Materials Science, Computer Science
  • IEEE Transactions on Circuits and Systems II…
  • 1 February 2017
TLDR
This brief presents a dual-path CMOS rectifier with adaptive control for ultrahigh-frequency (UHF) RF energy harvesters. Expand
  • 41
  • 4
  • PDF
Split-SAR ADCs: Improved Linearity With Power and Speed Optimization
  • Yan Zhu, C. Chan, +4 authors F. Maloberti
  • Computer Science, Mathematics
  • IEEE Transactions on Very Large Scale Integration…
  • 1 February 2014
TLDR
This paper presents the linearity analysis of a successive approximation registers (SAR) analog-to-digital converters (ADC) with split DAC structure based on two switching methods: conventional charge-redistribution and Vcm-based switching. Expand
  • 50
  • 3
  • PDF
Design and Experimental Verification of a Power Effective Flash-SAR Subranging ADC
TLDR
This brief presents the architectural concept of an optimal subranging ADC, obtained with the cascade of a Flash and a SAR, which is also explored through its practical design and experimental confirmation. Expand
  • 39
  • 3
  • PDF
A 89fJ-FOM 6-bit 3.4GS/s flash ADC with 4x time-domain interpolation
TLDR
This paper presents a 6-bit 3.4 GS/s flash ADC in 65 nm CMOS that achieves a 4x interpolation factor with simple SR-latches. Expand
  • 15
  • 3
  • PDF
A 50-fJ 10-b 160-MS/s Pipelined-SAR ADC Decoupled Flip-Around MDAC and Self-Embedded Offset Cancellation
TLDR
This paper presents a time-interleaved pipelined-SAR ADC with on-chip offset cancellation technique. Expand
  • 29
  • 2
  • PDF
...
1
2
3
4
5
...