Share This Author
Dissecting Ponzi schemes on Ethereum: identification, analysis, and impact
Designing Application-Specific Networks on Chips with Floorplan Information
- S. Murali, P. Meloni, L. Raffo
- Computer ScienceIEEE/ACM International Conference on Computer…
- 5 November 2006
This work presents a floorplan aware design method that considers the wiring complexity of the NoC during the topology synthesis process, and incorporates mechanisms to prevent deadlocks during routing, which is critical for proper operation of NoCs.
State-of-the-Art in Group Recommendation and New Approaches for Automatic Identification of Groups
This chapter will present a survey of the state-of-the-art in group recommendation, focusing on the type of group each system aims to, able to adapt to technological constraints (e.g., bandwidth limitations).
/spl times/pipes Lite: a synthesis oriented design library for networks on chips
- S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, G. Micheli
- Computer ScienceDesign, Automation and Test in Europe
- 7 March 2005
The limited scalability of current bus topologies for systems on chips (SoCs) dictates the adoption of networks on chips (NoCs) as a scalable interconnection scheme. Current SoCs are highly…
A Feedback-Based Approach to DVFS in Data-Flow Applications
- A. Alimonda, S. Carta, A. Acquaviva, A. Pisano, L. Benini
- Computer ScienceIEEE Transactions on Computer-Aided Design of…
- 1 November 2009
A control theoretic approach to dynamic voltage/frequency scaling for data-flow models of computations mapped to multiprocessor systems-on-chip architectures is presented and nonlinear control approaches to deal with general streaming applications containing both pipeline and parallel stages are discussed.
Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors
- S. Murali, David Atienza Alonso, L. Raffo
- Computer ScienceIEEE Transactions on Very Large Scale Integration…
- 1 August 2007
This paper addresses the important design issue of synthesizing the most power efficient NoC interconnect for CMPs, providing guaranteed optimum throughput and predictable performance for any application to be executed on the CMP.
Assessing Task Migration Impact on Embedded Soft Real-Time Streaming Multimedia Applications
A middleware infrastructure supporting dynamic task allocation for NUMA architectures is presented and an extensive characterization of its impact on multimedia soft real-time applications using a software FM Radio benchmark is performed.
Area and Power Modeling for Networks-on-Chip with Layout Awareness
This work presents a flow to devise analytical models of area occupation and power consumption of NoC switches, and proposes strategies for coefficient characterization which have different tradeoffs in terms of accuracy and of modeling activity effort.
Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness
- F. Angiolini, P. Meloni, S. Carta, L. Benini, L. Raffo
- Computer ScienceProceedings of the Design Automation & Test in…
- 6 March 2006
This paper brings crossbar and NoC designs to the chip layout level in order to highlight the respective strengths and weaknesses in terms of performance, area and power, keeping an eye on future scalability.
Group Recommendation with Automatic Identification of Users Communities
- Ludovico Boratto, S. Carta, A. Chessa, M. Agelli, M. L. Clemente
- Computer ScienceIEEE/WIC/ACM International Joint Conference on…
- 15 September 2009
An algorithm is described that detects groups of users whose preferences are similar and predicts recommendations for such groups, making it possible for a content provider to explore the trade off between the level of personalization of the recommendations and the number of channels.