S. Niranjan Kumar

Learn More
The Von-Neumann bottleneck is a major impediment towards attaining higher performance. Novel merged logic-memory architectures such as the Processor In Memory (PIM) approach seek to delay the Von-Neumann bottleneck. This paper introduces the concept of Memory In Processor (MIP) architecture, which overcomes this bottleneck by providing a logical and(More)
  • 1