Learn More
Based on the observation that dynamic occurrences of zeros in the cache access stream and cache-resident memory values of ordinary programs exhibit a strong bias towards zero, this paper presents a novel CMOS four-transistor SRAM cell (4T SRAM cell) for very high density and low power cache applications. This cell retains its data with leakage current and(More)
In this paper, first, sleep-mode and wake-mode existing in the Medium Access Control (MAC) layer of IEEE 802.16 are introduced. Next cycles of sleep-mode are described. Finally optimum Tmin , which is obtained by improving the length of Tminpsilas window in sleep-mode of previous methods, is described. This method changes Tmin with the changes of network(More)
  • 1