#### Filter Results:

- Full text PDF available (7)

#### Publication Year

2003

2015

- This year (0)
- Last 5 years (4)
- Last 10 years (5)

#### Publication Type

#### Co-author

#### Journals and Conferences

#### Key Phrases

Learn More

- S. H. Rasouli, A. Amirabadi, A. Seyedi, Ali Afzali-Kusha
- ASP-DAC
- 2006

In this paper, a new flip-flop called Double-edge triggered Feedback Flip-Flop (DFFF) is proposed. The dynamic power consumption of DFFF is reduced by avoiding unnecessary internal node transition. The subthreshold current in the flip-flops is very low compared to other structures. Reducing the number of transistor in the stack and increasing the number of… (More)

This study concerns the existence of positive solutions to classes of boundary value problems of the form where ∆ denote the Laplacian operator, Ω is a smooth bounded domain in R N (N ≥ 2) with ∂Ω of class C 2 , and connected, and g(x, 0) < 0 for some x ∈ Ω (semipositone problems). By using the method of sub-super solutions we prove the existence of… (More)

- A. S. Seyedi, S. H. Rasouli, A. Amirabadi, Ali Afzali-Kusha
- ISCAS
- 2006

- A. S. Seyedi, S. H. Rasouli, A. Amirabadi, Ali Afzali-Kusha
- IEEE Computer Society Annual Symposium on…
- 2006

In this paper, a new flip flop called clock gated static pulsed flip-flop (CGSPFF) is proposed. The dynamic power consumption in CGSPFF is reduced by avoiding unnecessary input pulse transitions with clock gating. Two transistors in the main block of the flip-flop are eliminated to achieve low leakage power as well. Using the new clock pulse generator leads… (More)

- G. Venkadeshkumar, K. Pandiaraj, +14 authors T. J. Sullivan
- 2012

A low power pulse triggered flipflop (P-FF) design is done by the pulse generation control logic, an AND function, is removed from the critical path to facilitate a faster discharge operation. A simple two-transistor AND gate design is used to reduce the circuit complexity. A conditional pulse enhancement technique is devised to speed up the discharge along… (More)

- Ali Abbasian, S. H. Rasouli, Ali Afzali-Kusha, Mehrdad Nourani
- ISCAS
- 2003

- A. Amirabadi, A. Chehelcheraghi, S. H. Rasouli, A. Seyedi, Ali Afzali-Kusha
- ISCAS
- 2006

- A.S. Seyedi, S.H. Rasouli, A. Amirabadi, A. Afzali-Kusha, C. Lucas, B. Forouzandeh
- Proceedings of the International Conference Mixed…
- 2006

An optimization approach for design of domino logic circuit using genetic algorithm is proposed in this paper. Simulation-based genetic algorithm is used to design of domino logic circuit to achieve a high accurate result. By the given noise margin, delay, leakage power and active power, the fitness function is defined and the genetic algorithm is used to… (More)

- FLOP DMHLFF, S. H. Rasouli, A. Afzali-Kusha, A. Khadem-zadeh, M. Nourani
- 2004

In this paper a new low power flip-flop called Double-edge triggered Modified Hybrid Latch Flip-Flop (DMHLFF) has been proposed and compared to previous flip-flops. DMHLFF is a low power, low area, and fast flip-flop. Power consumption is reduced by avoiding unnecessary internal node transition. Power consumption in clock tree is also reduced by decreasing… (More)

- S. H. Rasouli, S. H. RASOULI
- 2012

This study concerns the existence of positive solution for the following nonlinear system −div(|x| −ap |∇u| p−2 ∇u) = |x| −(a+1)p+c 1 (α 1 f (v) + β 1 h(u)), x ∈ Ω, −div(|x| −bq |∇v| q−2 ∇v) = |x| −(b+1)q+c 2 (α 2 g(u) + β 2 k(v) lim s→∞ f (Ag(s) 1 q−1) s p−1 = 0 for every A > 0. We discuss the existence of positive solution when f , g,h and k satisfy… (More)